Coordination of multiple-power tapping from existing HVDC link

Agha Francis Nnachi, Josiah Munda, Dan Valentine Nicolae
Department of Electrical Engineering
Tshwane University of Technology
South Africa
nnachiaf@tut.ac.za; MundaJL@tut.ac.za; NicolaeDV@tut.ac.za

Augustin Mpanda Mabwe
Ecole superieure D’Ingenieurs en Electronique et Electrotechnique
Amiens, France
mpanda@esiee-amiens.fr

Abstract— DC-link transmission of VSC HVDC system has shown to play a vital role for power tapping to serve distributed loads that are near to the link corridor. However, enormous power tapping if not curtailed could have detrimental effect on the main VSCs operation, control and stability. In this paper, single- and multi- power tapping limit determination together with a supervisory optimal control of the power tapping on the dc link of VSC HVDC system is proposed. The effectiveness of the proposed technique is applied to a case study, demonstrated in Matlab/Simulink program and simulation results presented.

Keywords— power tapping; optimization; HVDC transmission

I. INTRODUCTION

Connecting the dispersed nature of loads in Africa and generation sources spanning hundreds and in some cases thousands of kilometers have been a serious challenge. Recently, the power utilities in the Southern African Development Community (SADC) countries are seeking to maximize their reserve margins and trade any surpluses of power using transmission systems connecting the large new power sources with the large load systems in compliance with the Southern African Power Pool (SAPP) [1]. One solution to address this challenge is via high voltage direct current (HVDC) transmission.

Ever since the HVDC transmission systems were developed and utilized in power systems, power tapping from these transmission systems to serve isolated communities or loads near the DC-link transmission corridor has been the focus of many researchers and power system planners [2], [3], [4], [5], [6], [7], [8], [9], [10], [11]. However, their research works have assumed tap-off of different percentages of 2%, 5%, 10%, 20% of the main HVDC terminal rating without justification.

In [12], using the principle of uniform loading [13], [14], [15], [16], parallel power tapping limit for a single tapping station from the HVDC link was proposed. In this paper, the work is extended for a multi-power tapping. Here, multi-power tapping limit is derived and to ensure that the sum of the power tapping does not exceed the multi-tapping limit at any point in time, a supervisory optimal power injection control is proposed. Implementation of this optimization strategy is to be adopted at a supervisory power tapping control level with the objective of assuring that the total power tapped does not exceed the tapping limit. The optimization procedure defines the control reference corresponding to the allocation of power in each tapping station and allows for the total power tapping not to exceed the limit.

The effectiveness of the proposed technique is applied to a case study, demonstrated in Matlab/Simulink program and simulation results presented.

II. SMALL POWER TAPPING FROM HVDC TRANSMISSION SYSTEMS

A. Requirements of tapping stations

The main requirements for small tapping stations are [17], [2] are reduced fixed cost of tapping station, negligible impact of tapping station on the reliability of the main HVDC system and sufficiently small rating and its control not to interfere with the main HVDC system control i.e. the tap control system has to be strictly local. During power tapping, some of the issues that need strict attention are:

• What effect the power tapping can have on voltage profile especially at high tapping power,
• How to ensure that the power tapped does not upset the main control of the HVDC, and
• Coordination of multiple tapping to ensure that the HVDC does not lose its DC voltage regulation?

B. Tapping methods

Over the years, different methods of using power electronics interface to achieve power tapping from HVDC link have been proposed and studied. Generally, tapping station can be divided into two categories namely series and parallel tapping [18], [19].
1) Series tapping

Figure 1 shows a schematic of series tapping stations. The series connected tapping station will cause a voltage drop \( \Delta V_{\text{Tap}} \) and the power tapped can be determined by the following equation:

\[
P_{\text{Tap}} = \Delta V_{\text{Tap}} I_{\text{dc}}
\]

(1)

From (1), it is obvious that the control over the amount of the tapped power is done through the control of the tap voltage. This change in voltage \( \Delta V_{\text{Tap}} \) of the main HVDC system is the major drawback of series tapping. However, because of the negligible impact on the amount of the DC current in the transmission line, it is best suited for small loads with ratings less than 10% of the main HVDC [17, 11].

Series tap-off topology could be a current source based such as reported in [20], [21], [22], [11], [8], [17] or the next generation dc-dc converter based tapping station [10].

2) Parallel tapping

Figure 2 shows a schematic of parallel tapping station. In this topology, the tapping station with the dc line will cause a reduction in current \( \Delta I_{\text{DC}} \) and power tapped is determined by:

\[
P_{\text{Tap}} = I_{\text{Tap}} V_{\text{dc}}
\]

(2)

The tapping station diverts a fraction of the line’s DC current into the local load, and therefore its current rating is determined by the local load’s rating. It is evident that the tapped power varies with the DC link voltage of the transmission line. This combination of high voltage and low current rating of load, which will result to high installation cost per kW, bring a limitation in the use of parallel taps for small loads. Therefore parallel tap is most suitable for tapping relatively larger amounts of power (compared with the main terminal’s rating), and for the multi-terminal operation of HVDC systems [23]. In [9], a line-commutated topology of parallel tapping was proposed and a voltage source converter tapping station was studied. The prospect of having multiple power tap-offs makes parallel tapping methods economically feasible.

C. Power tapping limit

Equation (3) shows the proposed parallel power tapping limit equation [12], which is a function of the control parameters of the main converter and the DC line.

\[
P_{\text{Tap, limit}} = \Gamma \varepsilon_t
\]

(3)

where

\[
\varepsilon_t = -\frac{U_{\text{dc.min}} - U_{\text{dc.ref}}}{x_i} - \frac{x_i}{2L} U_{\text{dca}} l_{\text{dca}};
\]

\[
\Gamma = \frac{P_{\text{dca, ref}}}{P_{\text{dca, rated}}}
\]

\( P_{\text{Tap, limit}} \) = Power tapping limit for a given reference power of the main VSCA control;

\( \varepsilon_t \) = Power tapping limit of one tapping station for unity reference power of the main VSCA control;

\( P_{\text{dca, ref}} \) = the reference power on the main HVDC converter or power flow from VSCA to VSCB before the power tapping;

\( U_{\text{dc.min}} \) = the lower voltage regulation limit in p.u specified in the control;

\( U_{\text{dc.ref}} \) = the reference voltage in p.u;

\( r \) = resistance per unit length of the line;

\( x_i \) = distance of tapping station from bus A;

\( L \) = Total length of the DC-link;

\( U_{\text{dca}} \) = upper voltage regulation (limit in p.u specified in the rectifier control);

\( I_{\text{dca}} \) = upper current reference (limit set point specified in the rectifier control);

\( P_{\text{dca, rated}} \) = VSCA power limit which is a product of \( U_{\text{dca}} \) and \( I_{\text{dca}} \).
D. Multiple Power tapping limit

Figure 3 shows a schematic of VSC HVDC transmission line with multi-power tapping stations along the DC-link transmission corridor. If power flows from VSC\(_A\) to VSC\(_B\) (i.e. the power flows in one direction), then the voltage decreases along the corridor, from VSC\(_A\) to VSC\(_B\). Increasing power tapping decreases the voltage along the corridor and could result to voltage collapse. Therefore, multi-power tapping along the corridor should be coordinated to ensure that the system does not lose its voltage regulation resulting to voltage collapse.

When there are multiple power tap-offs, as shown in figure 3, the sum of the power tapped should not exceed multi-power tapping limit. It can be seen that \(n\) tap-offs, partition the line into \((n + 1)\) fragments.

The tapping limit for a multiple tap-offs can be determined by considering tap limit at each partition. Considering the first partition between bus A and bus 1, which is \(1/(n + 1)\) of the entire length, the tapping limit \(P_{\text{tap,1,limit}}\) will be

\[
\epsilon_{r1} = \frac{1}{n+1} \left[ - \frac{u_{dc,\min}(u_{dc,\min}-u_{dref})}{r_{x_1}} + \frac{x_1}{2x_1} U_{dcA} I_{dcA} \right] \quad (4)
\]

The tapping limit for the second partition bus 1 and 2 will be

\[
\epsilon_{r2} = \frac{1}{n+1} \left[ - \frac{u_{dc,\min}(u_{dc,\min}-u_{dref})}{r(x_1-x_2)} + \frac{x_1-x_2}{2(x_1-x_2)} U_{dcA} I_{dcA} \right] \quad (5)
\]

Therefore the total power tapping limit on the entire DC-link length (L) for the \(n\) tapping stations and for a given \(P_{dcA,\text{ref}}\) will be

\[
P_{\text{multi,\text{tap,limit}}} = \frac{1}{n+1} \left[ - \frac{u_{dc,\min}(u_{dc,\min}-u_{dref})}{r_{x_1}} + \frac{1}{2} U_{dcA} I_{dcA} + \frac{1}{2} U_{dcA} I_{dcA} + \ldots \right]
\]

\[
= \frac{1}{2} U_{dcA} I_{dcA} + \frac{1}{2} U_{dcA} I_{dcA} + \ldots \quad (6)
\]

III. OPTIMUM POWER TAPPING ALGORITHM

In order to coordinate the amount of power tapped and ensuring that the multiple power tap-off limit is not exceeded, a supervisory power tapping control (SPTC) is proposed. Figure 4 shows a single line diagram of a two-terminal VSC HVDC link with multiple tapping and SPTC.

This proposed method entails minimisation of the deviation of power tapped \(P_{\text{tap,\text{total}}}\) from the multi-power tap limit thereby maximizing the power tapping.

Therefore the objective function is:

\[
\text{Min} \left( \sum_{i=1}^{n} P_{\text{tap}_i} - P_{\text{multi,\text{tap,limit}}} \right)^2 \quad (7)
\]

Such that

\[
P_{dcA} - P_{dcB} - \sum_{i=1}^{n} P_{\text{tap}_i} - P_{\text{loss}} = 0 \quad (8)
\]

\[
P_{\text{dem},\min_i} \leq P_{\text{tap}_i} \leq P_{\text{dem},\max_i} \quad (9)
\]

\[
U_{dc,\min_i} \leq U_{dc_i} \leq U_{dc,\max_i} \quad (10)
\]

\[
i = 1, 2, ..., n \quad (11)
\]

The equality constraint (8) is the active power balance of the system with line loss \(P_{\text{loss}} = \sum R_i i^2\). The inequality
constraints (9) and (10) are operational limits of the individual tapping stations, where $P_{dem, max}$ is the maximum power demand of each tap station. $U_{dc, min}$ and $U_{dc, max}$ are the limits in the voltage control imposed on all the buses according to the main VSC control settings. This algorithm is implemented using the fmincon function [24].

The algorithm mainly consists of two parts. The first part establishes the multi-tap limit. The second part is the constrained nonlinear optimization based on sequential quadratic programming. The objective of this part is to assign appropriate reference power to the respective tap station inverters so that total power tapped does not exceed limit.

IV. SIMULATION

In order to demonstrate the proposed technique, a Matlab/Simulink model of two-terminal VSC HVDC with four tapping stations on the DC-link transmission line is modelled as shown in figure 5. The tapping stations are 190 km from each other. The parameters of Namibia/Zambia Caprivi link VSC HVDC [25], was used for the model with the classical vector control.

The following control setting parameters were used: $U_{dc, min} = 0.94$ p.u.; $U_{dc, ref} = 0.95$; $U_{dc, A} = 1.05$ pu; $I_{dc, A} = 1$ pu; $r = 0.0139$ $\Omega/$km, $P_{dc, A, ref} = 0.63$ p.u, $P_{dc, A, rated} = 1$ p.u. The maximum load demand for the tapping stations are 0.0597 p.u., 0.0529 p.u., 0.0494 p.u., 0.083 p.u. respectively.

With the above main converter control parameters and the power demand of each tapping station as an input to the SPTC, the algorithm calculates multi-tapping limit and assigns respective power references for the tapping station inverter controls.

Figure 6 shows the response of the main DC bus power depicting oscillation of $P_{dc, A}$ when there is no SPTC at 3 secs. Moreover, figure 6(c) shows the DC-bus voltage response and between 2 secs and 3 secs, the DC-bus voltages after minor oscillation, settled at the original steady state bus voltage.

However, at 3 secs when the SPTC was desensitized, the DC-bus voltages dropped substantially due to tapping of power above limit. It can also be noticed that the dynamics of the DC bus voltages were seriously affected and it took almost 0.8 secs before the voltages of the bus settled to steady state.
V. CONCLUSION

In this paper, a multiple power-tap limit on VSC HVDC transmission link is proposed. To ensure that the total power tap-off does not exceed the limit, a supervisory power tapping control algorithm is proposed. Four tapping stations on VSC HVDC link is modelled in Matlab/Simulink to prove the robustness of the algorithm.

REFERENCES


